Designing phase locked loops (PLL) for frequency synthesizers or frequency/phase modulator/demodulator can be a daunting task because of the multiple interactions of the PLL components such as reference source, loop filter, phase-frequency-detector, divider and VCO. PLL synthesis interactively guides the designer in selecting the appropriate specs for these components in order to achieve the desired balance of loop stability, phase noise and lock time.