Using Clock Jitter Analysis to Reduce BER in Serial Data Applications
应用文章
The analysis of clock jitter has evolved as data rates have increased. In high-speed serial data links clock jitter affects data jitter at the transmitter, in the transmission line, and at the receiver. Measurements of clock quality assurance have also evolved. The emphasis is now on directly relating clock performance to system performance in terms of the bit error ratio (BER).