Choose a country or area to see content specific to your location
应用文章
With increasing data rate speeds, more complex testing methodology, and shrinking margins, memory designers and engineers face new challenges when debugging and validating their memory designs. The JEDEC LPDDR4 specification has a maximum data rate of 4266 MT/s, requiring you to pay more attention to high-speed signal integrity issues. The complex testing methodologies included in both the DDR4 and LPDDR4 specifications require more than the standard setup and hold time measurements commonly used for testing. Smaller margins mean you must venture through bit error rate (BER) measurements when validating eye margins to ensure compliance.
This application notes describes how you can meet these challenges and make fast, accurate DDR4/ LPDDR4 measurements by using a Keysight Infiniium Mixed-Signal Oscilloscope (MSO).
解锁内容
免费注册
*Indicates required field
感谢您!
您的表格已成功提交
Note: Clearing your browser cache will reset your access. To regain access to the content, simply sign up again.
×
请销售人员联系我。
*Indicates required field
感谢您!
A sales representative will contact you soon.