Choose a country or area to see content specific to your location
确认您的国家或地区
中国
请确认
Confirm your country to access relevant pricing, special offers, events, and contact information.
Explore dual-channel and ultra-wideband signal analysis for demanding RF workflows.
Get faster, clearer insights with our new multicore, 12-bit oscilloscope up to 33 GHz. Trade in your old oscilloscope and get credit toward a new XR8.
Bridging design and physical testing to evaluate drop, impact, shock, and vibration compliance before hardware exists.
Unlock your free upgrade to the next bandwidth tier.
Strengthen 1.6T network reliability for AI-scale workloads from transceivers to interconnects.
Pair Keysight VSA software with the new XA5 signal analyzer for advanced visualization, demodulation, and analysis — start your 30-day trial today.
With extra memory and storage, these enhanced NPBs run Keysight's AI security and performance monitoring software and AI stack.
Explore end-to-end workflows spanning IC design, validation, wafer test, and photonics.
Explore curated support plans, prioritized to keep you innovating at speed.
Maximize accuracy and performance with precision accessories engineered for Keysight instruments.
Authoritative application notes, data sheets, reference designs, and test procedures to accelerate design and validation decisions.
Hands‑on bootcamps that teach system design, test methods, and production workflows engineers can apply immediately.
Success Stories
欢迎访问 24x7 自助服务门户网站
其他产品支持
勤学以博览工程师智慧知识宝库
您希望搜索哪方面的内容?
W2303EP Verilog-A 组件包括:
Verilog-A 组件是 Keysight EEsof EDA 提供的一个模拟特性建模和仿真环境。Keysight EEsof EDA 是高频混合信号电子设计自动化(EDA)领域的技术和创新先锋。Verilog-A 组件无缝整合在先进设计系统(ADS)中。ADS 是唯一能够在高频和高速应用中实现集成电路、封装和电路板协同设计的设计仿真平台。ADS 将系统、电路和完全三维电磁仿真与是德科技的测试仪器无缝衔接,让您能够不断做出成功的设计并一次测试合格。 Verilog-A 组件支持您使用行业标准的 Verilog-A 语言在 ADS 中进行模拟特性建模,应用范围覆盖从晶体管到 MEM 的广阔领域。Verilog-A 模型不仅编译速度快,还可在 ADS 时域、频域或包络域系统以及电路仿真器中进行仿真和优化。用户自定义的模型(使用标准的 Verilog-A 方程结构)在 ADS 中经过了智能编译,能够利用专为内置 ADS 模型开发的快速、稳定的收敛算法,因此您无需了解特定仿真器在收敛时使用何种特定形式的特性方程。该组件为新建的和内置的 ADS 模型提供了一个综合资源库,内含极具价值的 Verilog-A 源代码,使您可以快速开发新模型或高效定制基础模型方程。定制的 Verilog-A 模型可以包含从是德科技强大的集成电路表征和分析程序(IC-CAP)的测量结果中提取的参数。IC-CAP 是一种参数提取和器件建模软件环境,它还能够控制仪器和探头台。