Choose a country or area to see content specific to your location
确认您的国家或地区
中国
请确认
Confirm your country to access relevant pricing, special offers, events, and contact information.
Pinpoint interference with post-processing spectrum management software in the lab.
Use this selector tool to quickly identify the best power supply for your aerospace and defense ATE requirements.
3D Interconnect Designer provides a flexible modeling and optimization environment for any advanced interconnect structure, including chiplets, stacked die, packages, and PCBs.
Get faster digital validation for less with a trade-in.
Emulate every part of your data center infrastructure. Emulate Anything. Optimize Everything.
With extra memory and storage, these enhanced NPBs run Keysight's AI security and performance monitoring software and AI stack.
Achieve fast, accurate board-level testing with robust inline and offline ICT designed for modern manufacturing.
Explore curated support plans, prioritized to keep you innovating at speed.
Authoritative application notes, data sheets, reference designs, and test procedures to accelerate design and validation decisions.
Hands‑on bootcamps that teach system design, test methods, and production workflows engineers can apply immediately.
Success Stories
欢迎访问 24x7 自助服务门户网站
其他产品支持
勤学以博览工程师智慧知识宝库
您希望搜索哪方面的内容?
没有图像
先进设计系统(ADS)先进版图组件:
先进设计系统(ADS)W2320EP 先进版图组件允许您使用其他 ADS 版图功能进行版图验证,另外还允许您使用制造网格和硅基射频集成电路实用程序。
基于规则的 LVS,用于集成电路设计
用于集成电路和射频电路板设计的 LVS,以版图中的物理连接为基础
使用元器件区域引脚和层绑定来形成物理网络。包括形成物理网络时导电层上的各种形状,从而提供准确的短路检测。(已获技术创新)
能够轻松诊断 LVS 错误
运行 引脚网络 LVS 来检查每个子设计是否达到 LVS 洁净标准
使用分层视图浏览设计,并检查每一层的映射元器件
使用“与原理图的差异”对接窗口将原理图中的网络名称引入版图
版图网络名称会出现在 Navigator 和 LVS 报告中,方便识别和突出显示重要的网络
用于集成电路、模块和射频电路板设计的 DRC
选择规则类别以便运行一部分规则,或运行全套规则并在后台进行 DRC,同时版图窗口仍保持激活状态
ADS DRC 在本地计算机上运行,确保数据安全