Choose a country or area to see content specific to your location
确认您的国家或地区
中国
请确认
Confirm your country to access relevant pricing, special offers, events, and contact information.
Pinpoint interference with post-processing spectrum management software in the lab.
Use this selector tool to quickly identify the best power supply for your aerospace and defense ATE requirements.
3D Interconnect Designer provides a flexible modeling and optimization environment for any advanced interconnect structure, including chiplets, stacked die, packages, and PCBs.
Get faster digital validation for less with a trade-in.
Emulate every part of your data center infrastructure. Emulate Anything. Optimize Everything.
With extra memory and storage, these enhanced NPBs run Keysight's AI security and performance monitoring software and AI stack.
Achieve fast, accurate board-level testing with robust inline and offline ICT designed for modern manufacturing.
Explore curated support plans, prioritized to keep you innovating at speed.
Authoritative application notes, data sheets, reference designs, and test procedures to accelerate design and validation decisions.
Hands‑on bootcamps that teach system design, test methods, and production workflows engineers can apply immediately.
Success Stories
欢迎访问 24x7 自助服务门户网站
其他产品支持
勤学以博览工程师智慧知识宝库
您希望搜索哪方面的内容？
针对 JEDEC 发布的 DDR 内存总线规范，W2309EP DDR 总线仿真器可快速和准确地生成两者之间的比特误码率（BER）轮廓、模板和裕量。仿真器通过使用统计仿真来实现这一功能，这意味着不需要冗长且耗时的比特码型。相反，它根据发射机、信道和接收机脉冲响应以及理论上无限不重复比特码型的随机属性来生成眼图。这样就可以避免 SPICE 之类仿真或卷积信道仿真对有限比特码型进行不稳定双 Dirac 外推而产生的缺陷。 单个仿真速度很快，因此设计人员能够以批量模式运行仿真，快速探索设计空间。另一款产品――W2317EP DDR 总线仿真器分布式计算八合一组件使您可以将参数扫描扩展到计算集群，从而进一步加速获得结果。 针对任意低的 BER 电平，包括 JEDEC 指定的 1E-16 轮廓，并考虑到串扰以及上升和下降跳变时间的不对称问题，DDR 总线仿真器提供了严格的 DQ 和 DQS 眼图计算。它在选定的 BER 轮廓和 DDR4 接收模板技术指标之间提供了全面的时序和电压裕量。 该产品允许使用三类集成电路模型：内置、IBIS 或电路模型。内置驱动器和接收机模型会分别执行去加重以及连续时间线性均衡（CTLE）。设计人员可以在原理图中“混搭”使用不同类型的模型。
