A Simulation Workflow for High-Speed Digital Design
白皮书
This paper presents a new simulation workflow for jitter separation analysis. Jitter separation is a very promising tool that quickly identifies the sources of signal integrity degradation and thus enables easy optimization of a design to meet the low jitter requirements of multi-gigabit high speed digital SERDES devices.