Toggle Menu
白皮书
Power integrity is about getting the right power to the load. At 32 Gb/s the challenges of designing a low noise power delivery network are not just the fast edge speeds and diminishing timing margins. The lower signaling voltages also provide a problem. Leveraging past designs to sprinkle decoupling capacitors across modern applications with numerous low voltage dc-dc converters can create unexpected noise sources and extra part counts. A 32 Gb/s FPGA will be used to show how transmitter jitter is improved by engineering the impedance of the PDN ecosystem and at the same time reducing the part count.
×
请销售人员联系我。
*Indicates required field
感谢您！
A sales representative will contact you soon.
京公网安备 11010502040140 号
